US8592915B2 - Doped oxide for shallow trench isolation (STI) - Google PatentsFamily
US20080258134A1 - Method for making a semiconductor device including shallow trench isolation (sti) regions with maskless superlattice deposition following sti formation and related structures - Google PatentsFamily
Chemical Mechanical Planarization of TEOS SiO 2 for Shallow Trench Isolation Processes on an IPEC/Westech 372 Wafer Pol
【公式】ohora Gel Lamp:OHOL-02 ohora gelnails nail オホーラ ネイル ジェルネイル ネイルシール セルフネイル ネイルステッカー おうちネイル…
US20070048927A1 - Shallow trench isolation by atomic-level silicon reconstruction - Google PatentsFamily
US6716691B1 - Self-aligned shallow trench isolation process having improved polysilicon gate thickness control - Google PatentsFamily